WHAT IS CLAIMED IS:

1		1.	A method for pulse width modulation comprising the steps of:		
2		providi	ing a pulse width modulator having n bits of resolution and a nominal		
3	time period P _n ;				
4		supply	ing an additional timer to generate K associated states and having a		
5	timer period P _T ;				
6		associa	ating a modulator output value with each one of said K states; and		
7		establi	shing a pulse width modulation update interval of K*P _T .		
1		2.	The method of claim 1 wherein $P_{\text{\scriptsize T}}$ is an integer multiple of $P_{\text{\scriptsize n}}.$		
1		3.	The method of claim 1 wherein said pulse width modulator includes an		
2	overflow bit.				
1		4.	The method of claim 1 wherein $P_T = P_n$.		
1		5.	A method for improving the resolution of an n bit pulse width		
2	modulator having a nominal time period of Pn, the method comprising the steps of:				
3		supply	ring an additional timer having K associated states and a timer period of		
4	P_T ;		•		
5		associ	ating a modulator output value with each one of said K states; and		
6		output	tting a pulse according to said modulator output value during each time		
7	period Pn occurring within said timer period PT during each one of said K timer states,				
8	whereby the	esolutio	on of said n bit pulse width modulator substantially equals $n = \log_2(K)$.		
1		6.	The method of claim 5 wherein P_T is an integer multiple of P_n .		
1		7.	The method of claim 5 wherein said pulse width modulator includes an		
2	overflow bit.				
1		8	The method of claim 5 wherein $P_T = P_n$.		

1	9. The method of claim 5 where P_T is other than an integer multiple of	ĩ
2	P_n and $P_T >> P_n$.	
1	10. The method of claim 9 wherein said pulse width modulator includes	s an
2	overflow bit.	
3	11. A computer program product for pulse width modulation comprisin	g:
4	a computer readable storage medium having computer readable	
5	program code means embedded in said medium, said computer readable program code me	ans
6	having:	
7	a first computer instruction means for associating K timer states with	h a
8	timer having a period P _T ; and	
9	a second computer instruction means for reading a commanded pul-	se
0	width modulation duty cycle;	
1	a third computer instruction means for assigning an n bit modulator	
2	output value with each one of said K states according to said duty cycle.	
1	12. The computer program product of claim 11 wherein said third	
2	computer instruction means updates said n bit modulator output value assigned to each sta	ate
3	at time intervals of K*P _T .	
1	 A method for controlling the brightness of a display using pulse wi 	dth
2	modulation comprising the steps of:	
3	receiving a commanded brightness level;	
4	using an n bit pulse width modulator to assert a plurality of pulses in	
5	accordance with an output of said n bit pulse modulator wherein said modulator has a per	iod
6	P _n ;	
7	assigning a modulator output value to each one of K states of a K state tim	er
8	wherein said timer has a period P _T ;	
9	outputting said plurality of pulses according to said modulator output valu	e
10	during each P_n period occurring within timer period P_T ; and	
11	supplying power to the display in accordance with said plurality of pulses.	

An apparatus for pulse width modulation comprising:

1

2

3

14.

an n bit pulse width modulator having a period of P_n ;

an array of LEDs:

4	a computing device for assigning a modulator output value to each of said K
5	states;
6	whereby said modulator outputs a plurality of pulses according to said
7	modulator output value during each P_n period occurring within timer period P_T and whereby
8	said pulse width modulator has a resolution of $n + \log_2 K$.; and
9	a driver for supplying power to said array in accordance with said modulator
10	output.